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Abstract—Droop-controlled distributed energy resource
converters in dc microgrids usually show low output
impedances. When coupled with ac systems, second-order
harmonics typically appear on the dc-bus voltage, causing
significant harmonic currents at the converters resource
side. This paper shows how to reduce such undesired
currents by means of notch filters and resonant regula-
tors included in the converters control loops. The main
characteristics of these techniques in terms of harmonic
attenuation and stability are systematically investigated. In
particular, it is shown that the voltage control-loop band-
width is limited to be below twice the line frequency to avoid
instability. Then, a modified notch filter and a modified
resonant regulator are proposed, allowing to remove the
constraint on the voltage loop bandwidth. The resulting
methods (i.e., the notch filter, the resonant regulator, and
their corresponding modified versions) are evaluated in
terms of output impedance and stability. Experimental re-
sults from a dc microgrid prototype composed of three
dc-dc converters and one dc-ac converter, all with a rated
power of 5 kW, are reported.
Index Terms—dc microgrids, droop-controlled converter,
notch filter, resonant regulator, second-order ripple.
I. INTRODUCTION
D ISTRIBUTED energy resource (DER) and local cus-tomer loads can be integrated in the form of dc micro-
grids, improving system reliability and distribution efficiency
[1], [2]. In general, dc microgrids can be linked to the ac
utility mains or ac microgrids through grid-interface converters
(GIC), to allow power balancing flexibility and energy trad-
ing [3], [4]. The layout of a representative dc microgrid is
displayed in Fig. 1.
Droop control is a common control strategy for dc micro-
grids, with the main merit of allowing voltage-controlled con-
verters to operate in parallel without requiring communication
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Fig. 1. Typical structure of a dc microgrid.
[5]. By the droop control, the DER converters and the GIC
contribute in regulating the dc-bus voltage, all behaving as
grid-supporting units. On top of the droop loop, other control
loops can be added to achieve various control targets. For
instance, to obtain seamless transitions between power flow
control and the droop control, an external power loop can
be employed [6]. However, as long as the droop loops are
included, DER converters have low output (i.e., dc-bus side)
impedances at twice the line frequency 2ωg [7].
In a small-scale dc microgrid, a single-phase bidirectional
converter can be used as GIC [8]. In this case, when the GIC
operates at unity power factor, a second-order ripple inevitably
appears in the dc bus voltage. This ripple also occurs with
three-phase GIC under unbalanced voltages [9]. Due to the
limited output impedance of DER converters, such a second-
order voltage perturbation causes large current fluctuations at
the resource side of the converters, which is an unwanted
effect. In some applications (e.g., fuel cells, batteries), the
corresponding second-order harmonic current is detrimental,
because it may shorten devices lifetime [10].
The issue of second-order harmonic current can be ad-
dressed by means of both hardware and control solutions.
Hardware solutions, like increasing the bus capacitance [11],
using different GIC topologies [12], and installing active
power decoupling circuits [13]–[15], aim at eliminating the
bus voltage harmonic ripple with hardware modifications.
As a consequence, the second-order harmonic currents in
DER converters are also reduced. It is worth mentioning
that nonlinear control approaches are adopted in [14], [15].
While these nonlinear methods rely on the prior knowledge of
the controlled system to obtain high performance, the linear
ones, including the methods proposed in this paper, show
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Fig. 2. A generic droop-controlled DER converter.
the favorable feature of being more tolerant to the varying
conditions that are typical of the addressed microgrid scenario.
Moreover, without additional components, H-bridge rectifiers
integrated with the active power decoupling function were
proposed recently [16], [17]. In this converter, one half-bridge
is responsible for active power transmission, while the other
one is used for power decoupling. This converter serves as
a good interface between 380 V dc microgrids and 110 V
ac utility grid. However, interfacing with 230 V ac grids, a
commonly used voltage level in Europe, would require dc
bus voltages higher than 380 V (e.g., 500 V). Differently,
techniques at the converters control level, which are addressed
herein, allow to selectively mitigate harmonic currents at the
resource side of DER converters in a flexible and effective
way without requiring higher dc bus voltages or hardware
modifications [18].
In [19], knowing the bus capacitance and the GIC output
power, the bus voltage second-order ripple is calculated and
then compensated by adding a ripple cancellation term on the
duty cycle of the GIC. However, this method hardly supports
the plug-and-play connection of converters, which makes the
dc bus capacitance to vary unpredictably.
Second-order harmonic current suppression can be attained
also by shaping the converters output impedance to be high at
2ωg . To this end, the bandwidth of the output voltage loops
can be set well below 2ωg [20], which though sacrifices the
dynamic performance of the DER converters. In [21] the mean
value of the bus voltage, rather than its instantaneous value,
is calculated and taken as the feedback signal to eliminate
the second-order harmonic in the voltage loops. For the same
purpose, a notch filter based on the second-order generalized
integrator (SOGI) is added in the output voltage feedback
path in [22]. In these approaches, frequency-adaptive notch
filters can be used to obtain more precise performances under
fluctuating line frequency [23], [24], and multiple notch filters
can be adopted to cope with multiple harmonic frequencies
[25]. However, since notch filters introduce −pi/2 phase lag
around the characteristic frequency (i.e., 2ωg), the bandwidth
of the voltage loop is limited to be below 2ωg to avoid
instability. In order to improve the dynamic performance of
converters with low-bandwidth (less than 2ωg) voltage loops,
a load current feedforward path consisting of a notch filter is
adopted in [26], and a virtual impedance in parallel with the
dc bus capacitor is introduced in [18]. Both the load current
feedforward method and the parallel virtual impedance method
should be calculated based on the inverse of the converters
transfer functions, which complicates the design.
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Fig. 3. An example droop-controlled boost converter.
This paper extends [7], presenting additional current sup-
pression methods, improved analyses, design principles, and
additional experimental results. In particular, four different
methods for second-order harmonic currents reduction are dis-
cussed herein: adoption of a notch filter, a modified notch filter,
a resonant regulator, and a modified resonant regulator. The
implementations called modified notch filter and modified reso-
nant regulator are proposed herein. The modified schemes can
be simply inserted into high-bandwidth loops, without specific
concerns about stability. Hence, the proposed approaches give
an efficient way to tackle the second-order harmonic current
issue and to achieve good dynamic performance, concurrently.
The remainder of the paper is organized as follows. Sec. II
gives the small-signal model of a DER converter. Sec. III
investigates the method using a notch filter, focusing on the
converter output impedance and stability. Sec. IV introduces
the modified notch filter and compares its performance with
the notch filter; the design of the filter is reported in this
section too. Sec. V briefly discusses the resonant regulator and
the modified resonant regulator methods. Sec. VI summarizes
and compares the obtained results. Finally, Sec. VII reports the
experimental verification of the presented theoretical results
and the methods.
II. DROOP-CONTROLLED CONVERTER MODEL
A generic droop-controlled DER converter is displayed in
Fig. 2. The control scheme is composed of three loops: the
inductor current loop, the voltage loop, and the droop loop.
Gi(s) and Gv(s) are controllers used to regulate the inductor
current il and the output voltage vo, respectively. The droop
loop is closed on top of the current and voltage loops. The
parameter rd is the droop coefficient, V0 is the voltage set point
under no load condition. Typically, step-up dc-dc converters
are utilized as DER converters [27], [28]. Without loosing
generality, a droop-controlled bidirectional boost converter,
shown in Fig. 3, is referred to in the following analysis.
The linearized circuit equations of the boost converter
around an operation point are [29]:
sL · iˆl = −(1−Dp) · vˆo + Vop · dˆ (1)
sCo · vˆo = (1−Dp) · iˆl − Ilp · dˆ− iˆo (2)
where the diacritic mark ˆ indicates the ac small-signal, Vop is
the static output voltage, Ilp is the static inductor current, and
Dp is the static duty-cycle. In steady-state, the input voltage
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Fig. 4. Linearized model of the droop-controlled boost converter. (a)
Control block diagram; (b) Equivalent transformation.
Vin equals (1 − Dp) ·Vop, and the static output current Iop
equals (1 − Dp) · Ilp. Then, by combining (1) and (2), the
state variables iˆl and vˆo can be expressed as:
iˆl =
sCoVop + Iop
s2LCo + (1−Dp)2︸ ︷︷ ︸
Gid(s)
· dˆ+ 1−Dp
s2LCo + (1−Dp)2︸ ︷︷ ︸
Giio (s)
· iˆo (3)
vˆo =
−sLIlp + Vin
sCoVop + Iop︸ ︷︷ ︸
Gvi(s)
· iˆl + −Vop
sCoVop + Iop︸ ︷︷ ︸
Gvio (s)
· iˆo (4)
The power stage of the boost converter can be described by the
transfer functions Gid(s), Giio(s), Gvi(s), and Gvio(s). The
final block diagram of the linearized droop-controlled boost
converter is displayed in Fig. 4a.
When the inductor current loop is closed and the other two
loops are open, the output impedance Zoi(s) can be calculated
as:
Zoi(s)=− vˆo(s)
iˆo(s)
∣∣∣∣ˆ
iref=0
=−
[
Gvio(s)+
Giio(s)Gvi(s)
1 + Ti(s)
]
(5)
where Ti(s) is the open-loop transfer function of the inductor
current loop:
Ti(s) = Gi(s) ·Gdelay(s) ·Gid(s) (6)
By including Zoi(s) in the block diagram, the equivalent
model shown in Fig. 4b can be obtained. Tv(s) is the open-
loop transfer function of the voltage loop:
Tv(s) = Gv(s) ·TiCL(s) ·Gvi(s) (7)
where TiCL(s) is the closed-loop transfer function of the
inductor current loop:
TiCL(s) = Ti(s)
/[
1 + Ti(s)
]
(8)
Then, the output impedance with all the three loops closed is:
Zoc(s) = − vˆo(s)
iˆo(s)
∣∣∣∣ Vˆ0=0 = Zoi(s) + rd ·Tv(s)1 + Tv(s) (9)
Zo(s) can be further derived by decoupling the output capac-
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Fig. 5. Bode diagram of the converter output impedance Zo(s) in (10)
with all the three loops closed.
itance 1/sCo from Zoc(s):
Zo(s) = Zoc(s)/ [1− sCoZoc(s)] (10)
As an example, Fig. 5 shows the bode diagram of Zo(s)
that refers to the system in Fig. 3, with Vin = 200 V,
Vbus = 380 V, L = 0.5 mH, Co = 220µF, V0 = 380 V,
rd = 0.76 V/A. The current loop and voltage loop bandwidths
are equal to 2 kHz and 650 Hz, respectively. Notably, |Zo(s)|
is about 4.8 dB (i.e., 1.7 Ω) at twice the line frequency 2ωg
(i.e., 100 Hz), which means that even a relatively small second-
order harmonic voltage ripple would lead to a large associated
current flowing at the resource side of the converter. Actually,
if the voltage control bandwidth is high enough, the output
impedance at 2ωg can be as low as rd, producing an even
higher second-order harmonic current.
III. ADOPTION OF A NOTCH FILTER
To mitigate the second-order harmonic current, a common
way is to decrease the voltage loop gain at twice the line
frequency, that is, to reduce the second-order fluctuations in
the current reference iref. A notch filter Gnf (s) can be adopted
to this purpose:
Gnf (s) =
(s/ωc)
2
+ 2ξ1 · s/ωc + 1
(s/ωc)
2
+ 2ξ2 · s/ωc + 1
(11)
where ωc is the center frequency of the notch, ξ1 and ξ2 are
two coefficients related to the filter bandwidth and the notch
depth. With the decrease of the ratio ξ1/ξ2, the notch at ωc gets
deeper (i.e., higher attenuation). The filter bandwidth becomes
wider as ξ1 decreases or ξ2 increases. An instance of Gnf (s)
is displayed in Fig. 6. The bandwidth of this notch filter is
100 Hz and the notch depth is −60 dB. By inserting Gnf (s)
into the forward path of the voltage loop, that is, in series
with the voltage regulator Gv(s), the voltage loop gain at ωc
can be reduced to a low level and iref is free from the ripple
at ωc. The resulting control scheme adopting a notch filter is
displayed in Fig. 7.
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Fig. 6. Bode diagram of a representative notch filter Gnf (s) in (11)
using ωc = 2pi · 100 rad/s, ξ1 = 5.0× 10−4, and ξ2 = 5.0× 10−1.
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Fig. 7. Control scheme of the second-order harmonic current provision
by adopting a notch filter Gnf (s) [defined in (11)]. Gnf (s) can be
replaced by the modified notch filter Gmnf (s) [defined in (16)].
A. Output impedance
According to Fig. 7, the converter output impedance
Zoc nf (s) with Gnf (s) inserted is:
Zoc nf (s) =
Zoi(s) + rd ·Tv nf (s)
1 + Tv nf (s)
(12)
where Tv nf (s) is the open-loop transfer function of the
voltage loop with Gnf (s) inserted:
Tv nf (s) = Tv(s) ·Gnf (s) (13)
As Gnf (s) shows a high attenuation at 2ωg , |Tv nf (j2ωg)| is
small. Hence, Zoc nf (j2ωg) can be approximated as:
Zoc nf (j2ωg) ≈ Zoi(j2ωg) (14)
and Zo nf (s) can be expressed as:
Zo nf (s) = Zoc nf (s)/ [1− sCoZoc nf (s)] (15)
The bode diagram of Zo nf (s) is displayed in Fig. 8. The
notch filter Gnf (s) used here has a bandwidth of 10 Hz and
a notch depth of −60 dB, with ωc = 2pi · 100 rad/s, ξ1 =
5.0 × 10−5, and ξ2 = 5.0 × 10−2. It can be noticed that
Zo nf (j2ωg) has a magnitude of 22 dB (i.e., 12.6 Ω), which is
7.4 times Zo(j2ωg). Consequently, with Gnf (s), the second-
order harmonic current is notably reduced.
B. Stability analysis
It should be noted that if the crossover frequency of the
voltage loop is above 2ωg , which is typically the case in
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resulting by adopting the notch filter Gnf (s).
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practice, Gnf (s) brings two additional zero crossings: one
below 2ωg , the other above 2ωg . Notably, Gnf (s) introduces
large phase lags at frequencies below 2ωg , reducing the phase
margin at the corresponding zero crossing and weakening
significantly the stability of the voltage loop. Fig. 9 shows the
bode diagram of the open-loop transfer functions Tv nf (s)
and Tv(s) of the voltage loop. Without Gnf (s), Tv(s) has
a magnitude of 14 dB and a phase of −80◦ at 100 Hz. By
employing Gnf (s), Tv nf (s) has two additional zero crossing
points around 100 Hz. At the zero crossing below 100 Hz,
the phase margin is drastically reduced to 22◦. To maintain
the system stability, the voltage control bandwidth should be
redesigned to fall below 100 Hz, resulting in a slow dynamic
response.
IV. ADOPTION OF A MODIFIED NOTCH FILTER
In order to concurrently achieve fast dynamic response and
good stability margin, a modified notch filter Gmnf (s) is
proposed herein in place of Gnf (s) in Fig. 7:
Gmnf (s) =
1
α2
(s/ωc)
2
+ 2ξ1 · s/ωc + 1[
s/(αωc)
]2
+ 2ξ2 · s/(αωc) + 1
(16)
where α, which is larger than 1, is the deviation factor; if
α = 1, Gmnf (s) corresponds to Gnf (s). The bode diagram
of Gmnf (s) with different values of α is displayed in Fig. 10.
By increasing α, the two poles of Gmnf (s) move to higher
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frequencies. Consequently, the phase lag below ωc reduces,
while keeping a high attenuation at ωc. The term 1/α2 is used
to correct the gains to 1 at high frequency, so that Gmnf (s)
does not change the original crossover frequency of the voltage
loop. However, by doing so, the static gain of Gmnf (s) is less
than 1.
A. Stability improvement
To investigate the effect of Gmnf (s) on the converter
stability, the open-loop transfer function Tv mnf (s) of the
voltage loop with Gmnf (s) inserted is considered:
Tv mnf (s) = Tv(s) ·Gmnf (s) (17)
The bode diagram of Tv mnf (s) is displayed in Fig. 11.
The Gmnf (s) reported here have different α, but the other
parameters are kept constant (i.e., ωc = 2pi · 100 rad/s, ξ1 =
5.0 × 10−5, and ξ2 = 5.0 × 10−2). Remarkably, the phase
margin rises from 22◦ to 59◦, with a light increase of α
from 1.00 to 1.04, showing a significant stability improvement.
Since the instability is avoided, the voltage control bandwidth
can be kept at the original value, that is, 650 Hz. Compared to
the case with the traditional notch filter, the converter dynamic
response is much faster.
It is worth observing that the phase improvement induced
by Gmnf (s) is determined only by the filter parameters, and
it is not influenced by physical system variations. Clearly, to
always ensure an adequate phase margin also in the presence
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resulting by adopting the modified notch filter Gmnf (s).
of a wide range of operating conditions, Gmnf (s) should be
designed by referring to the operation point showing the worst
(i.e., minimum) phase at 2ωg . From this perspective, Fig. 12
shows the voltage loop stability under different operation
points using Gmnf (s) with α equal to 1.04. Notably, the phase
margin is always higher than 45◦.
B. Output impedance
By replacing Gnf (s) with Gmnf (s) in Fig. 7, the output
impedance Zoc mnf (s) can be expressed as:
Zoc mnf (s) =
Zoi(s) + rd ·Tv mnf (s)
1 + Tv mnf (s)
(18)
Zo mnf (s) can be calculated by decoupling 1/sCo from
Zoc mnf (s):
Zo mnf (s) = Zoc mnf (s)/ [1− sCoZoc mnf (s)] (19)
The bode diagram of Zo mnf (s) is shown in Fig. 13. Gmnf (s)
adopted here uses α = 1.04. Since Gmnf (s) also brings
|Zo mnf (j2ωg)| to 22 dB (i.e., 12.6 Ω), it has the same per-
formance as Gnf (s) (see Fig. 8) in rejecting second-order
harmonic current.
C. Filter design
A modified notch filter Gmnf (s) has one additional parame-
ter (i.e., α) compared to the notch filter Gnf (s). The selection
of α is discussed below.
The deviation factor α is utilized to increase the phase
margin of the voltage loop. As compared to Gnf (s), Gmnf (s)
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gives a high phase gain at 2ωg , and the phase gain reduces
as the frequency strays from 2ωg (see Fig. 10). In different
application cases, voltage loops with Gmnf (s) inserted may
have different crossover frequencies around 2ωg , so the phase
margin improvements brought by Gmnf (s) differ from case
to case. Fortunately, as long as the implemented Gmnf (s) has
a narrow notch, the crossover frequency locates in the vicinity
of 2ωg (see Fig. 11). In this case, the phase gain of Gmnf (s)
at the crossover frequency is approximately equal to the phase
gain at 2ωg , that is, ∠Gmnf (j2ωg). This estimation makes the
selection of α independent from the specific application case,
simplifying the design procedure. The phase gain of Gmnf (s)
at 2ωg can be calculated as:
∠Gmnf (j2ωg) =
pi
2
− arctan
(
2αξ2
α2 − 1
)
(20)
The value of α for a desired phase gain φ (0 < φ < pi/2) is:
α =
(
ξ2 +
√
ξ2
2 + tan2
(pi
2
− φ
))/
tan
(pi
2
− φ
)
(21)
Fig. 14 displays the relationship between φ and α. Notably, the
larger the required phase improvement, the larger the required
value of α.
As an example, let us consider the choice of α to reach a
phase margin of 60◦ in the case of Fig. 9, where the phase
margin is displayed to decrease to 22◦ after inserting the notch
filter. Being the necessary phase lead equal to 38◦, by referring
to (21) or Fig. 14, it is possible to find that the desired phase
margin improvement can be achieved if α is set to 1.04. In
Fig. 11 the final result by employing a modified notch filter
with α = 1.04, showing an obtained phase margin of 59◦.
V. ADOPTION OF A RESONANT REGULATOR AND A
MODIFIED RESONANT REGULATOR
An alternative way to suppress the second-order harmonic
current is to actively regulate it to zero. A resonant regulator
Grr(s) can be adopted to this end as shown in Fig. 15. The
expressions of Grr(s) is:
Grr(s) =
λ1 · s/ωr
(s/ωr)
2
+ λ2 · s/ωr + 1
+ 1 (22)
where ωr is the resonant frequency, λ1 and λ2 are two
coefficients. Grr(s) not only provides the unity gain, but also
amplifies the error between 0 and il at 2ωg . The final outcome
of this approach is determined by the gain of Grr(s) at 2ωg:
the higher the gain, the smaller the second-order harmonic
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Fig. 15. Second-order harmonic current provision by adopting a reso-
nant regulator Grr(s) [defined in (22)]. Grr(s) can be replaced by the
modified resonant regulator Gmrr(s) [defined in (23)].
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Fig. 16. Bode diagram of the resonant regulator Grr(s) in (22) and the
modified resonant regulator Gmrr(s) in (23).
current. Particularly, if the gain is infinite, the second-order
harmonic current can be totally compensated.
A modified resonant regulator Gmrr(s), constructed in a
way similar to Gmnf (s), can be used in place of Grr(s) in
Fig. 15. Its transfer function is:
Gmrr(s) = β
2 [s/(βωr)]
2
+ (λ1 + λ2) · s/(βωr) + 1
(s/ωr)
2
+ λ2 · s/ωr + 1
(23)
where β, which is larger than 1, is the deviation factor. If
β = 1, Gmrr(s) is equivalent to Grr(s). The zeros of Gmrr(s)
are moving to higher frequencies by increasing β. To keep the
original crossover frequencies of the current and the voltage
loops, the gains at high frequencies are set to 1 by the term
β2. It should be noted that, since the static feedback gain of
the current loop is β2 instead of 1, the output limitations of the
voltage regulator Gv(s) should be changed correspondingly.
The bode diagram of an instance of Grr(s) and Gmrr(s)
is displayed in Fig. 16, using ωr = 2pi · 100 rad/s, λ1 = 1.6,
λ2 = 1.6× 10−3, and β = 2.0. Grr(s) and Gmrr(s) all have
high gains at 2ωg . Notably, Gmrr(s) shows less phase lead
below 2ωg than Grr(s).
A. Output impedance
Fig. 17 shows the bode diagram of Zo rr(s) and Zo mrr(s).
The Grr(s) and Gmrr(s) employed here use ωr =
2pi · 100 rad/s, λ1 = 1.6 × 10−1, λ2 = 1.6 × 10−4, and
β = 1.12. At 100 Hz, Zo rr(s) exactly matches Zo mrr(s),
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Fig. 17. Bode diagram of the output impedance Zo rr(s) and
Zo mrr(s), resulting by adopting Grr(s) and Gmrr(s) [see Fig. 15],
respectively.
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Fig. 18. Effect of Grr(s) and Gmrr(s) on voltage loop stability: bode
diagram of the voltage loop gains Tv rr(s) and Tv mrr(s).
with a magnitude of 29 dB (i.e., 28.2 Ω), indicating a high
rejection of the second-order harmonic current ripple in il.
B. Stability analysis
To investigate the influence of Grr(s) and Gmrr(s) on
the stability, the bode diagram of the open-loop transfer
functions Tv rr(s) and Tv mrr(s) of the voltage loop is
reported in Fig. 18. It is possible to notice that Tv rr(s)
has two additional zero crossings around 2ωg , and the phase
margin is only 12◦ below 2ωg . Hence, the converter stability
worsens considerably after inserting Grr(s). On the contrary,
Tv mrr(s) has a phase margin of 64◦, and the system stability
is significantly improved by adopting Gmrr(s). Accordingly,
the voltage loop bandwidth can be kept at 650 Hz by adopting
Gmrr(s), while it must be reduced to fall below 100 Hz
with Grr(s). As a consequence, the converter shows a better
dynamic performance if Gmrr(s) is employed.
C. Regulator design
It can be observed from (23) and (16) that Gmrr(s) re-
sembles Gmnf (s) in terms of structure. Therefore, the design
methodology of Gmnf (s) described in Sec. IV-C can be
adopted also to Gmrr(s). Since β is used to enhance the
voltage loop stability, β should be chosen on the basis of
the desired phase margin improvement. Note that Gmrr(s)
introduces a phase lag in the current loop, which turns out
0 10 20 30 40 50 60 70 80
1
1.1
1.2
1.3
1.4
Desired phase improvement φ (deg)
β
Fig. 19. Relationship (24) between the desired phase improvement φ
and β, using λ1 = 1.6× 10−1 and λ2 = 1.6× 10−4.
TABLE I
COMPARISON OF HARMONIC CURRENT SUPPRESSION METHODS
Method Harmonic currentsuppression
Influence on
converter stability
Gnf in (11) and Fig. 7 good easily cause instability
Gmnf in (16) and Fig. 7 good stability ensured
Grr in (22) and Fig. 15 excellent easily cause instability
Gmrr in (23) and Fig. 15 excellent stability ensured
to be a phase lead in the voltage loop. Actually, the phase
margin improvement is roughly equal to the phase gain of
1/Gmrr(j2ωg). In practice, in order to simplify the design
process, β can be selected according to the phase change of
1/Gmrr(j2ωg), which can be expressed as:
∠ (1/Gmrr(j2ωg)) =
pi
2
− arctan
(
β(λ1 + λ2)
β2 − 1
)
(24)
Fig. 19 displays the relationship between the desired phase
improvement φ and β. Notably, for a phase improvement from
0◦ to 50◦, the value of β varies from 1 to 1.1.
VI. SUMMARY AND COMPARISONS
Table I summarizes the performances of the suppression
methods analyzed in Sec. III to Sec. V. The methods are com-
pared by considering i) effectiveness in suppressing second-
order harmonic currents and ii) impact on converter stability.
Regarding the reduction of the second-order harmonic cur-
rent, the notch filter Gnf (s) and the modified notch filter
Gmnf (s) are able to remove the second-order ripple in the
current reference, whereas the approach using the resonant
regulator Grr(s) and the one employing the modified resonant
regulator Gmrr(s) are capable of canceling the second-order
ripple in the measured actual current. Hence, Grr(s) and
Gmrr(s) are expected to have better suppression performances
than Gnf (s) and Gmnf (s).
Regarding the impact on converter stability, Gnf (s) and
Grr(s) drastically deteriorate the system stability if the voltage
loop has a control bandwidth above 2ωg . In contrast, Gmnf (s)
and Gmrr(s) allow higher phase margins for the control
system and, consequently, stable voltage control loops with
wider control bandwidths.
VII. EXPERIMENTAL RESULTS
The laboratory-scale experimental testbed represented in
Fig. 20, constituted of one full-bridge GIC and three boost
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Fig. 20. Schematic of the experimental testbed.
TABLE II
EXPERIMENTAL SYSTEM PARAMETERS
Parameter Symbol Value
Grid RMS voltage Vg 220V
Grid frequency fg 50Hz
AC side inductance Lac 1.6mH
AC side capacitance Cac 20µF
Nominal bus voltage Vbus 380V
Total dc bus capacitance Cb 2.2mF
DER input voltage Vin 200V
Boost inductance L 1.6mH
DER input capacitance Cin 110µF
Switching frequency fsw 12.5 kHz
Voltage set point V0 380V
Droop coefficient rd 0.76V/A
Current regulator Gi(s) 0.027 + 5/s
Voltage regulator Gv(s) 3.7 + 103/s
DER converters, is considered to evaluate the methods dis-
cussed herein. Constant power load and resistive load are both
installed in the prototype. System parameters, unless otherwise
specified, are reported in Table II. The total bus capacitance
Cb is the sum of all the capacitances connected to the bus.
The input of the boost converters are connected to a dc source.
The GIC and DER converters are controlled in droop, with the
same droop coefficient rd. The dc bus voltage is set to range
between 360 V and 400 V. The bandwidths of the inductor
current loop and the output voltage loop of the DER converters
are set to 1 kHz and 150 Hz, respectively, without including
notch filters or resonant controllers. These control parameters
are reasonable and aligned with those found in other microgrid
implementations [30], [31].
A. Operation with no harmonic suppression provisions
In this test, the GIC and DER #1 are in operation. A basic
droop controller (see Fig. 3) is implemented on DER #1, with-
out any second-order harmonic current suppression technique.
The experimental result is given in Fig. 21. Measured signals
are marked in Fig. 20. The dc bus voltage vbus is measured
in DC coupling mode of the oscilloscope, with an offset of
380 V.
In Fig. 21a, default value of the droop coefficient rd is used,
that is, 0.76 V/A. Due to the second-order power generated
by the single-phase GIC, there is a second-order bus voltage
ripple with a peak-to-peak value of about 4 V. An associated
vg [400 V/div]
ig [8.0 A/div]
vbus [4.0 V/div]
iin1 [8.0 A/div]Time: 10 ms/div
(a) (b)
vg [400 V/div]
ig [8.0 A/div]
vbus [4.0 V/div]
iin1 [8.0 A/div]Time: 10 ms/div
Fig. 21. Steady-state experimental results without any second-order
harmonic current suppression provision: an undesired second-order
harmonic ripple in iin1 is visible. Droop coefficient rd: (a) 0.76V/A;
(b) 1.52V/A. vbus offset: 380V.
current ripple with amplitude of about 6.7 A is measured in
iin1 . In this case, the second-order harmonic ripple amounts
to about 27% the nominal value. Further, rd is doubled and
the corresponding experimental result is presented in Fig. 21b.
vbus shows a larger dc deviation from the nominal value
and has a similar second-order harmonic ripple of 4 V. The
harmonic current ripple is reduced to around 5.6 A but still
accounts for a significant portion (22%) of the nominal value.
B. Evaluation of steady-state performances
The steady-state performances of the analyzed suppression
methods are now considered.
1) Notch filters: a notch filter Gnf (s) and a modified notch
filter Gmnf (s), with ωc = 2pi · 100 rad/s, ξ1 = 5.0 × 10−5,
ξ2 = 5.0× 10−2, and α = 1.06, are included in the controller
of DER #1, separately. The obtained results are shown in
Fig. 22a and Fig. 22b, respectively. Although vbus shows a
ripple with a peak-to-peak value of 5 V, the corresponding
ripple in iin1 is effectively reduced.
2) Resonant regulators: the steady-state experimental re-
sults of the methods adopting the resonant regulator Grr(s)
and the modified resonant regulator Gmrr(s) are presented in
Fig. 22c and Fig. 22d, respectively. The implemented Grr(s)
and Gmrr(s) use ωr = 2pi · 100 rad/s, λ1 = 1.6 × 10−1,
λ2 = 1.6 × 10−4, and β = 1.06. Notably, the second-order
harmonic ripple in iin1 is well eliminated.
The second-order harmonic component in the inductor
current is also extracted by performing a discrete Fourier
transform (DFT) over a time window of 2.5 s sampled at
200 kS/s. The results are reported in Table III. Compared to
the cases using Gnf (s) or Gmnf (s), the current ripple is better
rejected by solutions Grr(s) or Gmrr(s). It should be also
noticed that, as the inductor current has a dc component of
5.5 A, the ripple differences between these four methods are
relatively small.
Fig. 22a to Fig. 22d display an increase in the bus voltage
ripple when harmonic suppression methods are applied. This
is due to the larger magnitude of Zo(s) at twice the line fre-
quency attained by the suppression techniques, which prevents
the DER converters from draining the second-order harmonic
power affecting the dc bus.
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Fig. 22. Steady-state experimental results with different methods. (a)
Gnf (s); (b) Gmnf (s); (c) Grr(s); (d) Gmrr(s). vbus offset: 380V.
TABLE III
AMPLITUDE OF SECOND-ORDER HARMONIC CURRENT RIPPLE
Methods No provision Gnf (s) Gmnf (s) Grr(s) Gmrr(s)
Ripple 6.75A 0.11A 0.14A 0.03A 0.01A
C. Evaluation of stability performances
The dynamic processes of activating the second-order har-
monic current suppression methods are now reported to show
the stability performances of the considered approaches.
1) Notch filters: Fig. 23a shows the experimental result of
activating Gnf (s). In the dynamic process, an oscillation can
be observed in the bus voltage. Looking at the envelope, vbus
shows a peak of 1.9 V in the first oscillation cycle and reaches
steady state after 3 cycles, which indicates poor a stability
margin. Fig. 23b refers to the activation of Gmnf (s). As
compared to Gnf (s), the bus voltage oscillation spike becomes
smaller, indicating a better system stability, which shows the
advantage of the proposed modified notch filter Gmnf (s).
2) Resonant regulators: Fig. 23c and Fig. 23d show the
experimental results of activating Grr(s) and Gmrr(s), respec-
tively. After activating Grr(s), vbus shows an oscillation with
an overshoot of 3.2 V. Whereas, if Gmrr(s) is considered, the
bus voltage oscillation overshoot reduces to 1.1 V. This shows
that the proposed modified resonant regulator Gmrr(s) is able
to improve the system stability.
D. Evaluation of dynamic performances
The transient processes of load step are presented herein to
assess the dynamic speed of DER converters with the modified
approaches. In this test, the GIC and three DER converters
vg [400 V/div]
ig [8.0 A/div]
vbus [4.0 V/div]
iin1 [8.0 A/div]
1.9V
Time: 200 ms/div Time: 40 ms/div
0.5V
Time: 50 ms/div
3.2V
Time: 50 ms/div
1.1V
(a) (b)
(c) (d)
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vbus [4.0 V/div]
iin1 [8.0 A/div]
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ig [8.0 A/div]
vbus [4.0 V/div]
iin1 [8.0 A/div]
vg [400 V/div]
ig [8.0 A/div]
vbus [4.0 V/div]
iin1 [8.0 A/div]
Fig. 23. Dynamic experimental results of activating: (a) Gnf (s); (b)
Gmnf (s); (c) Grr(s); (d) Gmrr(s). vbus offset: 380V.
are all activated. For the purpose of comparison, a low-
bandwidth (corresponding to 50 Hz voltage loop bandwidth)
voltage regulator, whose transfer function is 1.2 + 153/s, is
also implemented.
1) Notch filters: Fig. 24a shows the experimental result of
load change, with the 50 Hz voltage regulator and Gmnf (s).
Because of the low-bandwidth voltage loop, vbus shows a sig-
nificant drop during the transient. On the other hand, Fig. 24b
shows the experimental result of the same load change, with
the default 150 Hz voltage regulator and Gmnf (s). Thanks to
the increase of the voltage control bandwidth, vbus smoothly
transit to the new steady state. Therefore, a high-bandwidth
(over 2ωg) voltage loop, which is the benefit brought by the
proposed Gmnf (s), enables better dynamic performance and
tighter dc bus voltage regulation.
2) Resonant regulators: Fig. 24c and Fig. 24d report the
experimental results about the dynamic speed with Gmrr(s)
employed. Performing a load step in the dc microgrid, vbus
dips notably in Fig. 24c, with the 50 Hz voltage regulator. On
the contrary, the bus voltage drop is not observed with the
150 Hz voltage regulator in Fig. 24d, validating the advantage
of the proposed Gmrr(s).
VIII. CONCLUSION
This paper presents four second-order harmonic current
suppression methods for droop-controlled distributed energy
resource converters in dc microgrids coupled with ac power
systems. The methods are based on the adoption of a notch
filter, a modified notch filter, a resonant regulator, and a modi-
fied resonant regulator. They all allow converters connected to
dc buses presenting a significant second-order harmonic volt-
age ripple to be free from corresponding current fluctuations
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Fig. 24. Dynamic experimental results under load change. (a) Low-
bandwidth (i.e., 50Hz) voltage controller +Gmnf (s); (b) high-bandwidth
(i.e., 150Hz) voltage controller + Gmnf (s); (c) low-bandwidth voltage
controller + Gmrr(s); (d) high-bandwidth voltage controller + Gmrr(s).
vbus offset: 380V.
at resource side. It is shown that, for the method adopting
a notch filter and the one employing a resonant regulator, the
voltage control bandwidth is limited to be below 2ωg to ensure
stability, because these methods introduce large phase lags
and high attenuation below 2ωg in the voltage control loop.
Instead, in the case of the modified methods proposed in this
paper, voltage control bandwidth can be designed to be above
2ωg , while preserving stability and improving the converters
dynamics. These four methods are verified experimentally on
a prototype composed of three DER converters and one single-
phase grid-interface converter.
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